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Abstract— Switched Biasing is presented as a technique
for reducing the 1/f noise in MOSFETS. It exploits an in-
triguing physical effect: cycling a MOS transistor from
strong inversion to accumulation reduces its 1/f noise!! The
history of the discovery of the effect and the main experi-
mental results obtained so far will be reviewed.
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I. INTRODUCTION
CMOS ICs nowadays may contain up to several mil-
lions of transistors, mainly used in digital circuits, but also
in analog and mixed analog-digital interface circuits (e.g.
ADC, DAC, pre- and postamplifiers, up- and downconvert-
ers between baseband and RF). As charge transport in elec-
tronic devices is fundamentally accompanied by noise, the
behaviour of all MOS transistors is subject to these ran-
dom variations. These random variations ultimately limit
the signal processing capability of transistor circuits, as
they put a lower limit to the signal that can be processed
reliably. Thus noise for instance limits the Signal-to-Noise
ratio of analog circuits, resulting in noisy music or noisy
TV pictures. In digital transmission systems noise may
introduce bit errors.
As noise results from device physics, designers gener-
ally consider it as something you cannot change and have
to live with. In this paper it will be shown that this is not
necessarily true for 1/f noise: it will be shown that it is
possible to interact with the physical noise generating pro-
cesses in a MOS transistor in such a way that the 1/f noise
is reduced. We discovered this in a research project aiming
at low timing jitter in a CMOS ring oscillator. This paper
reviews the history of the project and the main results ob-
tained so far.
II. TIMING JITTER IN CMOSC RING OSCILLATORS
Figure 1 shows the clock signal generated by a ring os-
cillator generating the pixel clock for a Picture-in-Picture
(PIP) window on a 100Hz TV screen. The time of zero-
crossing determines the horizontal positioning of a pixel
in the PIP window. Noise of MOS transistors in the os-
cillator introduces timing uncertainty in the zero-crossings
and hence pixel misalignment. In a ring oscillator, subse-
quent zero-crossings are generated by subsequent oscilla-
tor stages. As every stage introduces its own zero-crossing
timing uncertainty, while the transition of one stage starts
the transition of the next stage, the total standard deviation
in the time of zero crossing (total timing jitter or accumu-
lated jitter σT ) increases with the number of periods N that
has elapsed since the start of a PIP window (see Figure 1).
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Fig. 1. Pixel clock for a Picture-in-Picture (PIP) window on
a TV screen determining the horizontal position of pixels.
Every clock period adds its own time uncertainty, leading to
time jitter accumulation.
The growth of the accumulated jitter strongly depends
on the nature of the noise, and especially on its autocor-
relation function. Of course, the autocorrelation function
for time-shift equal to zero is important, as this renders
the variance or rms-value of the noise. For time-shifts
other than zero, this autocorrelation function indicates how
much correlation exists between a noise signal and a time-
shifted version of the same noise signal. If no correlation
exists, the total accumulated jitter variance is equal to the
sum of the variances. Hence, σT increases proportional to√
N , see Figure 2).
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Fig. 2. The accumulated time jitter increases with √N for un-
correlated noise contributions and linearly with N for corre-
lated jitter contributions.
However, if timing errors are fully correlated (slow de-
cay of the autocorrelation function with time-shift), the ac-
cumulated timing jitter σT increases linearly with the num-
ber of zero-crossings (see Figure 2). Hence, depending on
the number of observed periods, either correlated or uncor-
related noise contributions may dominate the accumulated
time jitter.
III. AUTOCORRELATION FUNCTION OF NOISE
As the autocorrelation function of noise plays a crucial
role with respect to jitter accumulation, we will examine
this function more closely. Noise is commonly charac-
terised using spectrum analyser measurements. For this
purpose the average noise power produced by a MOS tran-
sistor in a fixed small bandwidth around a certain fre-
quency, e.g. in 1 Hz bandwidth, is measured. If we repeat
this measurements for a range of frequencies, we find the
so called power spectral density of noise as a function of
frequency, denoted as Sn(f). Figure 3 shows Sn(f) of the
noise current of a typical MOS transistor. It typically has
a flat part at high frequencies due to white noise, related to
the thermal energy kT.
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Fig. 3. Measured power spectral density Sn(f) of the noise of a
MOS transistor, measured as the noise power in 1Hz band-
width around frequency f.
Apart from this white noise, MOS transistors are no-
torious for exhibiting strong so-called 1/f noise or flicker
noise below a so-called 1/f corner frequency (with a noise
power spectral density inversely proportional to frequency,
i.e. 10 dB/decade decay with frequency). This corner fre-
quency lies in the lower MHz region for typical submicron
MOS transistors, and tends to increase for newer processes
(roughly proportional to fT of the MOS transistor).
As is well-known from signal theory, the inverse Fourier
transform of the power spectral density of a signal is the
autocorrelation function (Wiener-Khinchin relations) [5].
Hence we can derive the autocorrelation function for noise
from noise power spectral density measurements.
For white noise of infinite bandwidth the inverse Fourier
transform is a delta-function. All timeshifts other than
zero lead to zero autocorrelation. For bandlimited noise,
a sinc-function is found, with significant correlation for
time-shifts that are small compared to 1/Bandwidth.
For 1/f noise, matters are much more complicated, as
1/f noise signals are not stationary. Hence the power
spectral density and autocorrelation function are time-
dependent (this also solves the problem of infinite vari-
ance found by straightforward integration of S(f) for 1/f
noise over all time, which is equivalent to neglecting the
time-dependence of S(f) and hence assumes stationarity).
It can however be shown [5] that 1/f noise can be approx-
imated as stationary, for measurement times Tm that are
much smaller than the time that has elapsed since the start
of the 1/f process. Under this assumption, the approxi-
mated autocorrelation function shown in Figure 4 is found.
Now a very strong correlation is found over a wide range
of time-shifts [5]. This means that there is a strong cor-
relation between subsequently measured samples of a 1/f
noise signal over a long time. Put in another way: the his-
tory of the 1/f noise signal to a large extent determines the
value of the next sample to be found.
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-1/T
m
1/f noise
Fig. 4. The autocorrelation function of a signal can be derived
from the noise power spectral density by a Fourier trans-
form. Assuming measurement time Tm to be small com-
pared to time elapsed since the 1/f process started and tshift <
Tm, 1/f noise can be considered as stationary [5]. Strong
correlation is found over a large range of timeshifts tshift.
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IV. THE 1/F NOISE REDUCTION HYPOTHESIS
Returning to the ring oscillator jitter problem stated in
section II, we can now predict the accumulated timing jit-
ter due to band-limited white noise and 1/f noise. Due to
the strong correlation over a wide range of timescales, the
jitter accumulation due to 1/f noise is expected to domi-
nate for long accumulation times (see Figure 2). However,
jitter measurements failed to comply with this prediction:
we found less jitter than expected. Moreover, phase noise
oscillator measurements indicated dominant thermal noise
at offset frequencies where we expected 1/f noise to dom-
inate.
Because of the discrepancy between measurement and
theory (and because young self-confident students prefer
to question everything except for their analysis results), al-
ternative explanations were sought. As MOS transistors
are switched off and on in a ring oscillator, the question
was raised whether the switching might affect the noise.
Bearing in mind that 1/f noise is related to memory effects,
one may intuitively suspect that it is possible to interfere
with this memory (off-switching might ”reset” the noise
processes in some way, e.g. by forcing interface states to
release captured electrons). We decided to investigate this
possibility further by doing 1/f noise measurements under
switched conditions.
Constant Bias
“operational”
“operational”
“rest”
“rest”
Switched Bias
Ib Ib,sw
Ib,swIb
Vbias Vbias
time time
Fig. 5. Principle of the Switched Bias Technique.
To be more exact, the main question is whether there
will be 1/f noise reduction due to a technique that we will
call Switched Biasing.
Figure 5 illustrates the principle of the technique and
compares it to constant biasing. Instead of applying a con-
stant gate-source bias voltage, a MOS transistor is period-
ically switched between two states:
1. an ”operational state” in strong inversion, in which it
supplies a constant bias current Ib (required for circuit
functionality).
2. a ”rest-state” below threshold, for practical purposes 0
Volt. In this state the MOS transistor is not operational.
By biasing the transistor periodically in this state, it is
hoped to ”forget” about its past 1/f noise behaviour re-
sulting in less 1/f noise in the operational state (see Fig-
ure 5).
We will now try to measure the 1/f noise under switched
bias conditions, to verify the hypothesis.
V. SWITCHED BIAS 1/F NOISE MEASUREMENTS
Having decided to measure the noise under switched
bias conditions, the question is how to do this measure-
ment. As a small noise signal is to be measured in the
presence of a strong switching signal, the dynamic range
requirements for the measurement are rather severe. To
illustrate this point, consider the following example.
A MOS transistor capable of conducting a drain current
in strong inversion of 1mA at an effective gate-source volt-
age of 1 Volt, has a transconductance in the order of 2mS.
Furthermore, assume that we want to measure both the 1/f
noise and thermal noise of this MOS. The thermal (drain)
noise current power spectral density of this transistor, mea-
sured in 1Hz bandwidth, is in the order of 6pA/
√(Hz). In
terms of measured power, this measured noise is more than
16 orders of magnitude (160dB) lower than the switched
bias current of 1mA. As typical spectrum analysers offer
80-100 dB of dynamic range, special measures are needed
to suppress the switching signal. We found a solution to
this problem using two equal MOS devices and exploiting
the large common mode rejection of a differential probe.
Figure 6 shows the measurement setup.
+5V
R c
Differential
probe
Oscilloscope
Spectrum
analyser
Signal
generatror
-5V
-10V
2.5V (fixed)
VTN V
(adjusted)
GS_OFF
R c
VGS
Fig. 6. Measurement setup for switched bias 1/f noise mea-
surements. The differential probe suppresses the common
switched bias signal sufficiently to not overload the spec-
trum analyser.
Two NMOS transistors are driven by a common gate-
source voltage supplied by the signal generator. Auxil-
iary bipolar cascoding devices and collector impedances
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Fig. 7. Output signal of the differential probe in Figure 6, show-
ing alternative periods with almost no noise (MOS transis-
tors off) and considerable noise (MOS transistors on).
convert the drain-current of the MOS transistors to volt-
ages. It was verified that the setup is such that the noise
of these voltages is dominated by the drain noise current
of the MOS transistors. This noise is measured by the dif-
ferential probe. The high common-mode rejection of the
probe (>80dB for 10Hz to 50KHz) avoids overload of the
spectrum analyser by the large, but common switched-bias
signal.
For 50% duty cycle, the probe alternatively measures
MOS device noise (”on-state”) and almost no noise (”off-
state”) (see the measured voltage waveform in Figure 7).
Figure 8 shows the measured noise spectra for NMOS
devices in commercially available HEF4007 MOS ICs.
The upper curve shows the noise spectrum measured with
the devices constantly biased at a gate-source voltage of
2.5 Volt (VThreshold = 1.5V), and the lower curve shows
the noise spectrum of the devices switched periodically be-
tween 2.5V and 0V with a 10KHz, 50% duty cycle square
wave signal (spectral peaks are due to 50Hz interference
and switching residuals).
Modelling the switching operation as a simple modula-
tion action, 6dB noise reduction is expected for 1/f noise.
However, the measurements show an additional anoma-
lous reduction in 1/f noise power spectral density of about
8dB at low frequencies!! This confirms the hypothesis on
reduction of 1/f noise due to switching!
Further measurements were done to characterize the de-
pendence of the noise reduction to the off-voltage. Fig-
ure 9 shows the results for off-voltages of 1.5V, 1V, 0.5V,
0V and -0.5V. The conclusion that can be drawn from this
figure is that the noise reduction increases for decreasing
off-voltage.
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Fig. 8. Measured power spectral density of noise as a func-
tion of frequency for constant gate-source bias and switched
bias condition (HEF 4007 NMOS, fswitch=10KHz, 50% duty
cycle, VGS,on=2.5V, VGS,off=0V).
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Fig. 9. Measured power spectral density of noise as a function
of frequency for constant gate-source bias and switched bias
conditions with different off-voltages (HEF 4007 NMOS,
fswitch=10KHz, 50% duty cycle, VGS,on=2.5V, VGS,off=1.5V,
1V, 0.5V, 0V,-0.5V).
VI. EXPLORING THE IMPACT OF 1/F NOISE
REDUCTION
About half a year after we discovered the 1/f noise re-
duction, we found out that the 1/f noise reduction has been
observed before in a weaker form, in 1991, by the physi-
cists Bloom and Nemirovsky [6], using an alternative mea-
surement setup. They showed that the noise reduction is
maximised if the MOS transistor is cycled from strong in-
version via weak inversion to accumulation. Shortly after,
their results were reconfirmed [7] and related to Random
Telegraph Signals. However, until recently this 1/f noise
reduction mechanism received no attention in the solid-
state circuits community (no references to [6, 7] according
to the Science Citation Index from ’91-’97). We seem to
be the first to explore the impact of the effect on electronic
circuits. We will now briefly discuss the results obtained
so far, referring to publications presented elsewhere.
First of all we build and improved the measurement
setup described in the previous section, and checked and
double-checked the switched bias noise measurements
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[1,4]. Compared to the sampling measurement setup pre-
sented in [6], our main advantage is that noise reduction
measurement can be done in a much wider frequency band
(1Hz. . . 1MHz region, instead of 1. . . 100Hz). By using
commercially available HEF 4007 device, we were able
to do switched bias noise reduction measurements on ICs
from 5 different manufacturers. In all cases we found sig-
nificant anomalous noise reduction, ranging from 6 to 8 dB
(4-8 times less noise power).
Furthermore, we tried to relate the switched bias base-
band measurements to oscillator phase noise measure-
ment. The 3-stage ring oscillator shown in Figure 10 was
used, with additional resistors allowing for control of the
amplitude of oscillation, and hence the off-voltage of the
MOS transistors (see Figure 11). Based on the theory of
1/f noise induced phase noise available at that time [8], we
predicted phase noise and were able to show correlation
between the baseband noise reduction and phase noise re-
duction [2].
Fig. 10. Measurement setup for analysing the effect of oscilla-
tion amplitude on 1/f noise induced phase noise. Decreas-
ing the value of the resistors Rn reduces the gain of the in-
verters and results in lower oscillation amplitude as shown
in Figure 11.
Due to the valueable contribution of Hajimiri on 1/f
noise upconversion in ring oscillators [9], we examined
variations in upconversion due to changes in the changes in
symmetry of oscillator signal waveforms. It appeared that
we were lucky in our first experiments, in finding strong
correlation between phase noise measurements and base-
band measurements. In general, also the variation in up-
conversion must be taken into account, and also the vari-
ation in the on-voltage of the MOS transistors [3]. After
these correction, the phase noise measurement correspond
to the baseband measurement, as shown in Figure 12.
Summarizing, we have shown that 1/f noise due to
switched biasing can give a considerable noise reduction
in the order of 8dB, and that it play a significant role in the
1/f noise induced phase noise of CMOS ring oscillators.
In future publications we will show that the effect does not
only reduce the phase noise of existing oscillators, but can
also be deliberately applied to improve the 1/f noise prop-
R   >  Rn           n
V       [V]osc
time [ s]
3
2
1
0
0.0         0.2           0.4          0.6         0.8
Fig. 11. Measured waveform Vosc of the oscillator of Figure 10
for two values of Rn. Lowering Rn results in lower oscilla-
tion amplitude.
erties of MOS circuits, while even saving supply current.
Furthermore, we plan to do research in two main direc-
tions:
1. Detailed characterisation of the noise reduction effect
and modelling.
2. Exploitation of the noise reduction effect to improve the
noise performance of MOS circuits.
Carrier offset frequency f   [Hz]m
-40
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[dBc/Hz]
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-0.10
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Fig. 12. Measured phase noise of the oscillator shown in Fig-
ure 11 for different values of the off-voltage of the MOS
transistors.
VII. CONCLUSIONS
The intrinsic 1/f noise of MOS transistors is shown to
decrease by periodically switching a transistor from an op-
erational state in strong inversion to a rest state close to ac-
cumulation (switched bias technique). It has been shown
that this physical effect has a significant effect on the phase
noise of CMOS ring oscillator (Phase Noise reduction of
8dB). Further research will focus on the detailed charac-
terisation and modeling of the effect and the exploration
of its applications.
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